《pci e物理层pcb布线指南（philips）》.pdf

《pci_e物理层pcb布线指南（philips）》AN10373

PCI Express PHY PCB Layout Guideline

Rev. 01 — 30 April 2005 Application note


Document information
Info Content
Keywords pcb, layout, symmetry, loss, jitter
Abstract This document provides a practical guideline for incorporating the
PCI Express PHY IC layout into the PCB design.
Philips Semiconductors AN10373
PCI Express PHY PCB Layout Guideline
Revision history
Rev Date Description
01 20050430 First release

Contact information
For additional information, please visit:
For sales office addresses, please send an email to: sales.******@
© Koninklijke Philips Electronics . 2005. All rights reserved.
Application note Rev. 01 — 30 April 2005 2 of 12
Philips Semiconductors AN10373
PCI Express PHY PCB Layout Guideline
1. Introduction
This document provides a practical guideline for incorporating the Philips Peripheral
Component Interconnect (PCI) Express Physical (PHY) IC layout into a Printed Circuit
Board (PCB) design.
This document is composed of two main sections:
• Section 2 provides guidelines for PCI Express lane connection for the PCB traces,
vias and AC coupling capacitors, as well as add-in card edge finger considerations